Design and Analysis of Low Power Hybrid Memristor-CMOS Based Distinct Binary Logic Nonvolatile SRAM CellReport as inadecuate




Design and Analysis of Low Power Hybrid Memristor-CMOS Based Distinct Binary Logic Nonvolatile SRAM Cell - Download this document for free, or read online. Document in PDF available to download.

Memristor is a newly found fourth circuit element for the next generation emerging nonvolatile memory technology. In this paper, design of new type of nonvolatile static random access memory cell is proposed by using a combination of memristor and complemented metal oxide semiconductor. Biolek memristor model and CMOS 180 nm technology are used to form a single cell. By introducing distinct binary logic to avoid safety margin is left for each binary logic output and enables better read-write data integrity. The total power consumption reduces from 0.407 mw milli-watt to 0.127 mw which is less than existing memristor based memory cell of the same CMOS technology. Read and write time is also significantly reduced. However, write time is higher than conventional 6T SRAM cell and can be reduced by increasing motion of electron in the memristor. The change of the memristor state is shown by applying piecewise linear input voltage.

KEYWORDS

Memristor-CMOS, Nonvolatile Memory, Power Consumption, DBL, PWL Input

Cite this paper

Saminathan, V. and Paramasivam, K. 2016 Design and Analysis of Low Power Hybrid Memristor-CMOS Based Distinct Binary Logic Nonvolatile SRAM Cell. Circuits and Systems, 7, 119-127. doi: 10.4236-cs.2016.73012.





Author: Veerappan Saminathan1*, Kuppusamy Paramasivam2

Source: http://www.scirp.org/



DOWNLOAD PDF




Related documents