Timing-Driven Variation-Aware Partitioning and Optimization of Mixed Static-Dynamic CMOS CircuitsReport as inadecuate




Timing-Driven Variation-Aware Partitioning and Optimization of Mixed Static-Dynamic CMOS Circuits - Download this document for free, or read online. Document in PDF available to download.

The advancement in CMOS technology has surpassed the progress in computer aided design tools, creating an avenue for new design optimization flows. This paper presents a design level transistor sizing based timing optimization algorithms for mixed-static-dynamic CMOS logic designs. This optimization algorithm performs timing optimization through partitioning a design into static and dynamic circuits based on timing critical paths, and is further extended through a process variation aware circuit level timing optimization algorithm for dynamic CMOS circuits. Implemented on a 64-b adder and ISCAS benchmark circuits for mixed-static-dynamic CMOS, the design level optimization algorithm demonstrated a critical path delay improvement of over 52% in comparison with static CMOS implementation by state-of-the-art commercial optimization tools.

KEYWORDS

Timing Optimization; Dynamic CMOS Circuits; Process Variations; Delay Uncertainty

Cite this paper

K. Yelamarthi -Timing-Driven Variation-Aware Partitioning and Optimization of Mixed Static-Dynamic CMOS Circuits,- Circuits and Systems, Vol. 4 No. 2, 2013, pp. 202-208. doi: 10.4236-cs.2013.42027.





Author: Kumar Yelamarthi

Source: http://www.scirp.org/



DOWNLOAD PDF




Related documents