An FPGA Implementation ofOpen image in new window-Regular Low-Density Parity-Check Code DecoderReport as inadecuate




An FPGA Implementation ofOpen image in new window-Regular Low-Density Parity-Check Code Decoder - Download this document for free, or read online. Document in PDF available to download.

EURASIP Journal on Advances in Signal Processing

, 2003:169168

1.Department of Electrical, Computer, and Systems EngineeringRensselaer Polytechnic InstituteTroyUSA2.Department of Electrical and Computer EngineeringUniversity of MinnesotaMinneapolisUSA

Cite this article as: Zhang, T. & Parhi, K.K. EURASIP J. Adv. Signal Process. 2003 2003: 169168. https:-doi.org-10.1155-S1110865703212105 DOI https:-doi.org-10.1155-S1110865703212105 Publisher Name Springer International Publishing Online ISSN 1687-6180 About this journal Personalised recommendations

Export citation .RIS Papers Reference Manager RefWorks Zotero .ENW EndNote .BIB BibTeX JabRef Mendeley Share article Email Facebook Twitter LinkedIn Shareable link Download PDF Actions

Download PDF Export citation .RIS Papers Reference Manager RefWorks Zotero .ENW EndNote .BIB BibTeX JabRef Mendeley Share article Email Facebook Twitter LinkedIn Shareable link Cookies

We use cookies to improve your experience with our site. More information Accept Over 10 million scientific documents at your fingertips

Switch Edition Academic Edition Corporate Edition Home Impressum Legal Information Accessibility Contact Us Springer Nature © 2017 Springer International Publishing AG. Part of Springer Nature.

Not logged in Not affiliated 181.57.250.105





Author: Tong Zhang1

Source: https://link.springer.com/



DOWNLOAD PDF




Related documents