Automating reconfiguration chain generation for SRL-based run-time reconfigurationReport as inadecuate

Automating reconfiguration chain generation for SRL-based run-time reconfiguration - Download this document for free, or read online. Document in PDF available to download.

(2012)LECTURE NOTES IN COMPUTER SCIENCE.7199.p.1-12 Mark abstract Run-time reconfiguration (RTR) of FPGAs is mainly done using the configuration interface. However, for a certain group of designs, RTR using the shift register functionality of the LUTs is a much faster alternative than conventional RTR using the ICAP. This method requires the creation of reconfiguration chains connecting the run-time reconfigurable LUTs (SRL). In this paper, we develop and evaluate a method to generate these reconfiguration chains in an automated way so that their influence on the RTR design is minimised and the reconfiguration time is optimised. We do this by solving a constrained multiple travelling salesman problem (mTSP) based on the placement information of the run-time reconfigurable LUTs. An algorithm based on simulated annealing was developed to solve this new constrained mTSP. We show that using the proposed method, reconfiguration chains can be added with minimal influence on the clock frequency of the original design.

Please use this url to cite or link to this publication:

Author: Karel Heyse, Brahim Al Farisi, Karel Bruneel and Dirk Stroobandt



Related documents